ABSTRACT For the electronic power transformer, the dc voltage balance is an important issue. Unbalanced dc voltages will degrade the performance of the device and may trigger the dc voltage protection. In this paper, an overall individual dc voltage (including high-voltage and low-voltage dc-link voltages) balance strategy is proposed for the electronic power transformer with separated dc-link topology. The strategy adjusts active powers flowing through the isolation and output stages in different power modules to enhance the dc voltage balance capability. Through the strategy, the high-voltage and low-voltage dc-links can be well balanced when unbalance occurs among different power modules (e.g., component parameter mismatches or some of the high-voltage or/and low-voltage dc-links are connected with renewable energy sources or/and dc loads). The proposed strategy is analyzed and supported by experimental validation.
I. INTRODUCTION
Electronic power transformer (EPT), also called solid-state transformer (SST) [1] , or power electronic transformer (PET) [2] , has been considered as a key component for the future power grid. It has many advanced features, such as renewable energy integration, main power grid and AC/DC microgrid connection [3] , [4] , output voltage regulation, harmonic suppression, reactive power compensation and fault isolation.
For the three-stage EPT in the high-voltage high-power applications, there are several promising topologies which have been researched, such as the cascaded H-bridge EPT [5] - [8] , the modular multilevel converter (MMC) EPT [9] , [10] and the clamping multilevel EPT [11] , [12] . In 2012, a 15-kV 1.2-MVA single-phase cascaded H-bridge
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traction EPT was installed on a locomotive to reduce volume and improve efficiency by replacing the 16.67 Hz linear power transformer [13] , [14] . In 2015, a 10-kV/400-V 500-kVA three-phase cascaded H-bridge EPT was installed in a distribution power grid to provide high quality power supply [8] .
For the three-phase cascaded H-bridge EPT, there are generally three types of topologies depending on the connections of the low-voltage DC-links, which are the common DC-link topology (low-voltage DC-links in three phases are connected at one common link) [15] - [17] , the partial common DC-link topology (low-voltage DC-links in each phase are connected at one common link, and three common links are separated) [18] , [19] and the separated DC-link topology (lowvoltage DC-links in three phases are separated) [8] , [20] , [21] . Among three types of cascaded H-bridge EPTs, one of advantages of the separated DC-link topology may be its modular structure, which is beneficial for high-voltage high-power applications. In [8] , a voltage source converter (VSC) in the input stage and a front-end VSC in the isolation stage are packed together as a high-voltage power cell (HVPC). A back-end VSC in the isolation stage and a VSC in the output stage are packed together as a low-voltage power cell (LVPC). A power module (PM) is assembled by a HVPC, a medium-frequency isolation transformer (MFIT) and a LVPC. These PMs can be easily cascaded or paralleled, which is beneficial for implementation, maintenance and extension. Hence, the separated DC-link topology is chosen as the study object in this paper.
When EPT is employed in the distribution power grid, there is a realistic demand to provide DC ports for renewable energy sources (e.g., small photovoltaic or wind generators) and DC loads (e.g., charging piles for electric vehicles), while providing high quality AC power for consumers. When renewable energy sources or DC loads are connected with some DC ports of EPT, the power unbalance will occur among different PMs. The power unbalance also occurs under component parameter mismatch conditions (differences in switching losses, leakage inductances of MFITs, turn ratios of MFITs, output filtering impedances and so on). The power unbalance will cause DC voltage unbalance, and the unbalanced DC voltages will degrade the performance of EPT and may trigger the DC voltage protection.
For EPT with the separated DC-link topology, several literatures have researched the individual unbalanced DC voltage issue. In [20] and [21] , an overall individual DC voltage balance strategy has been proposed to balance highvoltage and low-voltage DC-links by adjusting active powers in the input and isolation stages. The strategy works well under slight unbalanced conditions (slight component parameter mismatches or the proportion of DC power (provided/ consumed by DC ports) in the total power (DC and AC power) is small). However, the individual dc voltage balance capacity of this strategy is quite limited, since the maximum allowed adjusted active power in the cascaded H-bridges is relatively small [22] . Under severe unbalanced conditions (severe component parameter mismatches or the proportion of DC power is out of limits), the individual DC-links will be unbalanced. Even though a current sharing control strategy is employed in the output stage to eliminate the negative effects of component parameter mismatches, the control strategies remain unhelpful when DC power occupies a large proportion in the total power. In [8] , [23] , and [24] , low-voltage DC-links are feedback to control the input stage of EPT with an openloop controller in the isolation stage. Individual low-voltage DC-link is balanced by adjusting active powers in the output stage. The low-voltage DC-links can be balanced under severe unbalanced conditions, but the high-voltage DC-links will be unbalanced and vary with different unbalanced conditions. Also, the control strategies bring reactive circulating currents in the output stage, which increase the current burden and power losses of the paralleled inverters. For EPT with common and partial common DC-link topologies, the individual high-voltage DC-link is balanced by adjusting the active power flowing through the input stage [22] or the isolation stage [25] . Since these two topologies are not concerned in this paper, the individual DC voltage balance issue for these two topologies will not be further discussed. In the above analysis, the high-voltage and low-voltage DC-link balance capabilities of existing individual DC voltage balance strategies for EPT with the separated DC-link need to be improved under severe unbalanced conditions.
In this paper, an overall individual DC voltage balance strategy for EPT with the separated DC-link topology is proposed. The high-voltage and low-voltage DC-links can be well balanced even under severe unbalanced conditions. The proposed strategy will be analyzed and supported by experimental validation in the rest of this paper. Fig. 1 shows the main circuit of the three-phase EPT with the separated DC-link topology presented in [8] . It is a threestage input-series-output-parallel configuration with n PMs per phase. The three stages are the input stage, the isolation stage and the output stage. In Fig. 1 , there are two AC ports and six DC ports. For the PM 1 in each phase, there are a high-voltage DC port and a low-voltage DC port to connect renewable energy sources and DC loads with different voltage levels.
II. EPT WITH SEPARATED DC-LINK TOPOLOGY

III. THE PROPOSED OVERALL INDIVIDUAL DC VOLTAGE BALANCE STRATEGY
When renewable energy sources and DC loads are connected with the DC ports of EPT (e.g., DC ports A_H and A_L, shown in Fig. 1 power unbalance is beyond the adjustment capability of the DC voltage balance controller, DC voltages will be unbalanced. In this section, the renewable energy source and DC load scenario will be analyzed as an example. Fig. 2 shows the power flows of the PM which contains the DC ports. For the high-voltage DC-link, the DC voltage will be maintained at the average value when
where P H _in and P iso are the active powers flowing through the input stage and isolation stage, respectively. P DC_H is the DC power provided/consumed by the high-voltage DC port. From (1), it can be seen there are two approaches for the high-voltage DC-link to maintain the average value when P DC_H changes, one approach is adjusting P H _in and the other is adjusting P iso . For the low-voltage DC-link, there are also two approaches to maintain the average value, one approach is adjusting P iso and the other is adjusting P L_out , where is the active power flowing through the output stage.
Combining the high-voltage and low-voltage DC-link balance approaches together, there are generally three overall individual DC voltage balance strategies.
Strategy 1: Balancing individual high-voltage DC-link by adjusting individual P H _in flowing through the input stage and balancing individual low-voltage DC-link by adjusting individual P iso flowing through the isolation stage. This strategy has been presented in [20] and [21] . These three overall individual DC voltage balance strategies contain three active power adjustment approaches, and the maximum adjusted active power for each approach will be carried out in this section.
A. ADJUSTING P H_in IN THE INPUT STAGE
In the input stage, there are n cascaded H-bridges per phase. It is assumed that the input stage of EPT is in the unity power factor state. e s is the input phase-to-neutral voltage, 
P total_in is defined as the total active power flowing through the input stage per phase, and it can be expressed as
In order to operate the j th H-bridge in the linear range, v j should be less than or equal to V dc_H , where V dc_H is the rated value of the high-voltage DC-link. Assuming V qj equals zero, then
From (2) and (3), we can get
When the j th H-bridge is in the linear operation range, the maximum adjusted active power is
Since √ 2 E s ≈ m in nV dc_H , P adj_in can be expressed as
where m in is the modulation ratio of the rectifier in the input stage. Usually, 0.7 ≤ m in ≤ 1 (m in ≥ 0.7 is to improve the utilization of the DC capacitor.). The maximum allowed power of each H-bridge is set at 1.2 * P rated for design and operation redundancy considerations.
2 E s will be limited at 1.2 * P rated . Under this condition, the P adj_in can be expressed as
B. ADJUSTING P iso IN THE ISOLATION STAGE
In the isolation stage, there are n dual active bridges (DABs), which are independent to each other. For the j th DAB, the phase-shift control strategy is employed. The transferred active power can be expressed as (presented in [20] )
In (8), m and l s are the turn ratio and leakage inductance of the MFIT, respectively. f s is the switching frequency and ϕ j is the phase-shift angle between two H-bridges. For the j th DAB, when ϕ j reaches π/2, the maximum transferred active power is
P rated is defined as the rated power of each PM, and P total_iso is defined as the total active power flowing though the isolation stage per phase. Since max(P iso_ j ) is far beyond P rated , the value of max(P iso_ j ) is limited at 1.2 * P rated for design and operation redundancy considerations. Hence, when the flowing directions of P iso_ j and P total_iso are the same, the maximum adjusted active power of the j th DAB reaches
When the flowing directions of P iso_ j and P total_iso are opposite, the maximum adjusted active power of the j th DAB reaches P adj_iso = 1.2 * P rated + P total_iso /n.
FIGURE 3. The phasor diagram of output voltages and currents under a severe unbalanced output active power condition.
C. ADJUSTING P L_out IN THE OUTPUT STAGE
To simplify the analysis, several restricts are employed:
1) The AC power is resistive, and the currents of filtering capacitors are ignored.
2) The impedances of filtering inductors are equal.
3) There are no reactive circulating currents. Defining
The RMS value of the output current of the j th inverter is
The active power transferred by the j th inverter is
To operate the j th paralleled H-bridge in the linear range, V j should be less than or equal to V dc_L / √ 2, where V dc_L is the rated value of the low-voltage DC-link. When V j reaches its maximum value, the maximum output active power is
Since max(P L_out_ j ) is far beyond P rated , the value of max(P L_out_ j ) is limited at 1.2 * P rated . P total_out is defined as the total active power flowing through the output stage per phase. Hence, when the flowing directions of P L_out_ j and P total_out are the same, the maximum adjusted active power of the j th inverter reaches
When the flowing directions of P L_out_ j and P total_out are opposite, the maximum adjusted active power of the j th inverter reaches 
D. DC VOLTAGE BALANCE CAPABILITY COMPARISONS OF THREE OVERALL INDIVIDUAL DC VOLTAGE BALANCE STRATEGIES
The values of P adj_in , P adj_iso and P adj_out under different load conditions are shown in Fig. 4 . It is assumed that the flow directions of P H _in_ j , P iso_ j , P L_out_ j , P total_in , P total_iso and P total_out are the same. Also, it is assumed that m in = 0.85 and P total_in = P total_iso = P total_out . From Fig. 4 , it can be seen that the values of P adj_iso and P adj_out are much bigger than that of P adj_in in almost all the load conditions. The DC voltage balance capabilities of three overall individual DC voltage balance strategies depend on the active powers adjusted by the controllers. The more adjusted active power, the stronger DC voltage balance capability.
The maximum values of the adjusted active powers of the three overall individual DC voltage balance strategies can be seen in Table 1 .
Shown in Table 1 , for strategy 1, the required adjusted active power of the isolation stage comes from the input stage. Hence, the maximum value of the adjusted active power for the low-voltage DC-link balance controller is limited at the smaller value between P adj_in and P adj_iso . For the proposed strategy, the required adjusted active power of the isolation stage comes from the output stage. Hence, the maximum value of the adjusted active power for the high-voltage DC-link balance controller is limited at the smaller value between P adj_out and P adj_iso .
Since the values of P adj_iso and P adj_out are much bigger than that of P adj_in in almost all the load conditions, the DC voltage balance capabilities of three overall individual DC voltage balance strategies can be ranked as: the proposed strategy > strategy 2 > strategy 1. From the analysis, it is also can been seen that the proposed strategy has the biggest DC voltage balance capability by avoiding adjusting active power in the cascaded H-bridges.
IV. REALIZATION OF THE PROPOSED OVERALL INDIVIDUAL DC VOLTAGE BALANCE STRATEGY
The proposed strategy contains two parts: an individual highvoltage DC-link balance strategy in the isolation stage and an individual low-voltage DC-link balance strategy in the output stage.
A. REALIZATION OF THE INDIVIDUAL HIGH-VOLTAGE DC-LINK BALANCE STRATEGY
In the isolation stage, each DAB is controlled by the phaseshift strategy described in [20] , the equivalent circuit of the isolation stage referred to the high-voltage side is shown in Fig. 5(a) . Fig. 5(b) shows the individual high-voltage DC-link balance controller. V dc_L and V dc_H are the average values of the low-voltage and high-voltage DC-links, respectively. V * dc_L is the reference value of the low-voltage DC-links. The reactive current balance ability of the individual lowvoltage DC-link balance strategy will be explained as follows. Fig. 7 shows the phasor diagrams of the output voltages 38562 VOLUME 7, 2019 z is the impedance of the filtering inductor (It is assumed that the two filtering inductors are equal.). In Fig. 7 , the q-axis and d-axis components of v are adjusted by the DC-link and reactive current balance controllers to force v to be in phase with z. Hence, this strategy won't bring reactive circulating currents. Although the analysis is carried out under the condition that impedances of filtering inductors are equal, however, the closed-loop controllers can guarantee there won't be reactive circulating currents under unequal impedance conditions.
B. REALIZATION OF THE INDIVIDUAL LOW-VOLTAGE DC-LINK BALANCE STRATEGY
V. EXPERIMENTAL RESULTS
In order to verify the performance of the proposed strategy, a three-phase 380-V/ 47-V 4 kVA EPT experimental prototype is established. The main circuit of the prototype is the same as that shown in Fig. 1 . The parameters are shown in Table 2 , and the experimental prototype is shown in Fig. 8 .
Case 1: The AC port of the output stage is connected with an 1 resistor per phase. Fig. 9(a) shows three-phase phase-to-phase input voltages e ab , e bc and e ca , three-phase input currents i sa , i sb and i sc , three-phase output phase-to-neutral voltages u oan , u obn and u ocn , and three-phase output currents i oa , i ob and i oc . Fig. 9(b) shows internal voltages and currents of phase c. In Fig. 9(b For the low-voltage DC port, the DC power consumed by this DC port is 469 W, and the AC power consumed by the AC load is 92 W. The comparisons of three strategies under case 2 can been seen in Table 3 .
For strategy 1, it can be seen that the maximum allowed adjusted active power of the low-voltage DC-link balance controller is much smaller than the required value. This will lead to unbalanced low-voltage DC-links. For the proposed strategy and strategy 2, it can be seen that the maximum allowed adjusted active power of the low-voltage DC-link balance controller is bigger than the required value. This can guarantee the balance of the low-voltage DC-links. The conclusions are also supported by the waveforms in Fig. 10 .
Case 3: The AC port of the output stage is connected with an 8 resistor per phase. At t 1 , a 32 resistor is connected with the DC port C_H as a DC load.
For the high-voltage DC port, the DC power consumed by this DC port is 488 W, and the AC power consumed by the AC load is 92 W. The comparisons of three strategies under case 3 can been seen in Table 4 .
For strategy 1 and strategy 2, it can be seen that the maximum allowed adjusted active power of the high-voltage DC-link balance controller is much smaller than the required value. This will lead to unbalanced high-voltage DC-links.
For the proposed strategy, it can be seen that the maximum allowed adjusted active power of the high-voltage DC-link balance controller is bigger than the required value. This can guarantee the balance of the high-voltage DC-links. The conclusions are also supported by the waveforms in Fig. 11 .
From Fig. 10 and Fig. 11 , it can be seen that the DC voltage balance capabilities of three overall individual DC voltage balance strategies can be ranked as: the proposed strategy > strategy 2 > strategy 1.
Case 4: The AC port of the output stage is connected with an 1 resistor per phase. At first, EPT is stable under the condition that a 3 mH inductor and a 2 mH inductor are paralleled as the filtering inductor of the third inverter of phase c. At t 3 , the 2 mH inductor is tripped.
Under case 4, the filtering inductors of three paralleled inverters are 3 mH, 3 mH and 1.2 mH at the beginning. Fig. 12(a) shows the dynamic waveforms of the trip process. Fig. 12(b) shows the steady-state waveforms before the 2 mH inductor is tripped. In Fig. 12(b) , three output currents are equal and have the same phase with the output voltage, which indicates there are no reactive circulating currents by employing the individual low-voltage DC-link balance strategy.
VI. CONCLUSIONS
In this paper, an overall individual DC voltage balance strategy has been proposed for EPT with the separated DC-link topology in this paper. The DC voltage balance capabilities of the three overall individual DC voltage balance strategies have been analyzed and ranked. The ranking results indicate that the proposed strategy has the strongest DC voltage balance capability. This conclusion is supported by the experimental verification. The experimental results have shown that the individual high-voltage and low-voltage DC-links can be well balanced with the proposed strategy when there are severe component parameter mismatches or there is a large proportion of DC power in the total power. In fact, with the proposed strategy, the individual high-voltage and lowvoltage DC-links can be balanced under severe unbalanced conditions as long as the powers flowing through the PM are within the maximum allowed power (e.g., 1.2 * P rated in this paper).
The proposed strategy is applied in the condition that there are only one high-voltage DC port and one low-voltage DC port per phase. However, the proposed strategy is irrelevant to the number of the DC ports, and they are also suitable for the condition that there are i(0 ≤ i ≤ n) high-voltage DC ports and j(0 ≤ j ≤ n) low-voltage DC ports per phase. 
